Integration of Highly Strained SiGe in Source and Drain with HK and MG for 22 nm Bulk PMOS Transistors

نویسندگان

  • Guilei Wang
  • Jun Luo
  • Changliang Qin
  • Renrong Liang
  • Yefeng Xu
  • Jinbiao Liu
  • Junfeng Li
  • Huaxiang Yin
  • Jiang Yan
  • Huilong Zhu
  • Jun Xu
  • Chao Zhao
  • Henry H. Radamson
  • Tianchun Ye
چکیده

In this study, the integration of SiGe selective epitaxy on source/drain regions and high-k and metal gate for 22 nm node bulk pMOS transistors has been presented. Selective Si1-x Ge x growth (0.35 ≤ × ≤ 0.40) with boron concentration of 1-3 × 1020 cm-3 was used to elevate the source/drain. The main focus was optimization of the growth parameters to improve the epitaxial quality where the high-resolution x-ray diffraction (HRXRD) and energy dispersive spectrometer (EDS) measurement data provided the key information about Ge profile in the transistor structure. The induced strain by SiGe layers was directly measured by x-ray on the array of transistors. In these measurements, the boron concentration was determined from the strain compensation of intrinsic and boron-doped SiGe layers. Finally, the characteristic of transistors were measured and discussed showing good device performance.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Diffusion and Activation of Arsenic in Silicon Germanium Alloys

properties as a n-type dopant in Silicon Germanium (SiGe), to enable the fabrication of a wide range of devices. With the recent success of the strained Si MOSFET, new markets are expected to be developed based upon strained Si/relaxed SiGe CMOS circuits. An understanding of n-type dopant diffusion in SiGe, specifically the formation of the source/drain regions in the NMOS and the n-body region...

متن کامل

Advanced Gate Materials and Processes for Sub - 70 nm CMOS Technology

Advanced Gate Materials and Processes for Sub-70 nm CMOS Technology The continued evolution of CMOS technology beyond the 90 nm technology node will most likely be driven by advances in materials engineering and process integration. Fundamental changes in the materials used in the MOSFET gate stack will become necessary as will novel processing techniques and device structures. These in turn wi...

متن کامل

Atomistic Simulations for SiGe pMOS Devices - Bandstructure to Transport

Introduction: SiGe pMOSFETs show considerable improvements in device performance due to the smaller hole effective mass exhibited by Ge.Further improvement in device performance can be obtained by growing pseudomorphically compressively strained SiGe on Si. Despite a lattice mismatch of ~4% between Si and Ge, researchers have been recently able to fabricate ultrathin body and nanowire pMOSFETs ...

متن کامل

A 20 nm gate-length ultra-thin body p-MOSFET with silicide source/drain

As the scaling of CMOS transistors extends to the sub-20 nm regime, the most challenging aspect of device design is the control of the off-state current. The traditional methods for controlling leakage current via the substrate doping profile will be difficult to implement at these dimensions. A promising method for controlling leakage in sub-20 nm transistors is the reduction in source-to-drai...

متن کامل

High mobility Si1-xGex PMOS transistors to 5K

P-channel Sil-@ex MOSFETs with peak Ge content x =0.3, 0.4, and 0.5 have been fabricated via MBE and experimentally characterized from room temperature down to 5K. Mobility enhancements relative to identically processed Si controls were largest at the lowest tempera2 tures. The highest mobility measured, pm = 1622 cm N.sec for the x = 0.3 SiGe device, was approximately a factor of four higher t...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره 12  شماره 

صفحات  -

تاریخ انتشار 2017